A serial crate controller, primarily for use in the SLC CA-MAC control system, has been designed, and has been in use for about 2 years. The design supports a party line approach, with up to 16 crates on a single twisted pair for data transfers, plus another pair for prompt L response. The bit rate is 5 megabits/s, and complete transaction times of about 10 ps are achieved for 16-bit data transfers over cables up to 1000 feet long. One of the primary objects of the design was simplicitythere are approximately 60 chips in the two-board unit.
INTRODUCTION
A serial crate controller (SCC) has been developed for use in the SLC control system, and has been in use for some time now. Due to its versatility it has also been used in several smaller CAMAC automation systems at SLAC. The basic idea of this design was to develop a high speed party-line system simpler to implement and support than the standard CAMAC serial system.
The ground rules of the design were as follows: 1) use of 'standards RS-422A drivers and receivers in a baseband system; 2) common party line approach for reliability and optimum response; 3) self-clocking line signals with unique leading synchronization avoiding the use of phase locked loops; 4)-io ps overall data transfer time for 16 bit data; 5) single master line control, all crate controllers are slaves; 6) versatility to handle all CAMAC operations; 7) minimum capability to handle asynchronous L signals; 8) response after every command (system handshake); 9) no parity, for simplicity of application in limited distance, known environments. These principles are summarized in Table 1 . This paper discusses only the crate controller itself, and does not deal with other elements of the SLC control system, or other devices that support this SCC.
TYPICAL APPLICATIONS
A photograph of the unit is shown in Fig. 1 , and a diagram of the typical SLC application is shown in Fig. 2 igure 2. Typical Application at SLC.
LINE PROTOCOL
As in any serial system, the key to understanding lies in the logical system structure, or line protocol, shown in Fig. 3 . Note in particular that each message is preceded by a unique double width sync pulse which initializes all units and assures that they interpret the 3 line control bits properly on every transaction, avoiding troublesome sync search procedures. An interesting feature of this simple line control protocol is the capability of single address block transfers for read, write, and control, achieving an increased transfer rate due to the lower overhead. Another method to increase throughput is to optimize 16-bit read and write transfers, which are quite common in the SLC control system, thus saving the line overhead of 8 unused bits. At 5 megabits/s the transaction time is about 10 s for a 16-bit transfer.
On every response Q, X and L status are returned to the Fig. 4 . The essential data handling elements are shift registers which convert from serial to parallel and vice versa. During reception the clock is derived from the data stream, during transmission the internal 10 MHz crystal clock is used. All special commands are decoded in an 82S100 FPLA for versatility. The key elements in the control sections are two 82S105 FPLS which direct actions depending on the bit count state contained in a common 64 bit counter. This same philosophy is employed to generate the CAMAC cycle using the Receive FPLS, instead of using discrete logic.
SERIAL LINE PROTOCOL
The protocol is defined by a special sync bit, followed by 3 mine control bits, the command or data message, and completed by a terminator. 6. LINE SIGNALS Differential line signals are used. A typical encoded data stream is illustrated in Fig. 5 . Note that a transition occurs at each 200 ns bit boundary for clock recovery in the decoder. A transition in the center denotes a 'one'. This type of encoding is efficient in terms of line bandwidth for a self-clocked system. The sync pulse, not shown, is a double width 400 ns positive pulse preceding the message.
At the end of the line, signals are distorted by line dispersion, and a 'jitter" is introduced at the zero, or slicing level, where an ideal receiver circuit switches. This jitter is primarily what limits line length.
Some manufacturers specify line related jitter. For example, a cable such as Belden 9730 has a typical length versus bit rate for a given percentage jitter, usually 5% as shown in Fig. 5 . The system described in this paper tolerates considerably more than 5%. 7. ENCODER/DECODER The encoder (transmitter) and decoder (receiver) circuits are shown in Fig. 6 
